d4ae9d6ea7
* commit '40fac1a66ccf61bdf3afb70c18a5db7791410b22': (220 commits) Revert "tee: optee: interrupt an RPC when supplicant has been killed" Revert "tee: optee: interrupt an RPC depend on shutdown flag" arm64: dts: rockchip: rv1126bp-evb-v14: Adjust the matching voltage media: rockchip: aiisp: delete one temp buffer to reduce memory media: rockchip: isp: mp output buf notice to aiisp media: rockchip: aiisp: modify for aiynr algo rtc: rockchip: add ready flag for rtc setting time soc: rockchip: cpuinfo: export chip unique id to userspace media: rockchip: vpss: offline mode support auto unite output drm/rockchip: vop2: Add "DIMMING_DATA" property for local dimming media: rockchip: isp: aiisp switch for offline mode media: rockchip: isp: aiisp switch for isp35 media: rockchip: isp: support aiisp yuv mode input: touchscreen: gt1x: prefix global variables and functions with "gt1x_" MALI: valhall: add gpu mem sysfs entry drm/rockchip: Make the DRM panel as part of Rockchip DRM sub devices for panel loader protect drm/rockchip: Pass struct rockchip_drm_sub_dev for &rockchip_drm_sub_dev.loader_protect() pwm: rockchip: Add &rockchip_pwm_chip.oneshot_valid to indicate validity of configurations pwm: rockchip: Add comments for why to add delay before disabling the dclk for PWM v4 input: touchscreen: hyn: reduce logs ... Change-Id: I1b562efca0842173010b2506231d7200a5116e5a
115 lines
1.9 KiB
Plaintext
115 lines
1.9 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
// Copyright (c) 2021 Rockchip Electronics Co., Ltd.
|
|
|
|
/dts-v1/;
|
|
|
|
#include "rk3588-evb3-lp5.dtsi"
|
|
#include "rk3588-android.dtsi"
|
|
|
|
/ {
|
|
model = "Rockchip RK3588 EVB3 LP5 V10 EDP Board";
|
|
compatible = "rockchip,rk3588-evb3-lp5-v10-edp", "rockchip,rk3588";
|
|
|
|
panel-edp0 {
|
|
compatible = "simple-panel";
|
|
backlight = <&backlight>;
|
|
power-supply = <&vcc3v3_lcd>;
|
|
prepare-delay-ms = <120>;
|
|
enable-delay-ms = <120>;
|
|
unprepare-delay-ms = <120>;
|
|
disable-delay-ms = <120>;
|
|
width-mm = <120>;
|
|
height-mm = <160>;
|
|
|
|
panel-timing {
|
|
clock-frequency = <200000000>;
|
|
hactive = <1536>;
|
|
vactive = <2048>;
|
|
hfront-porch = <12>;
|
|
hsync-len = <16>;
|
|
hback-porch = <48>;
|
|
vfront-porch = <8>;
|
|
vsync-len = <4>;
|
|
vback-porch = <8>;
|
|
hsync-active = <0>;
|
|
vsync-active = <0>;
|
|
de-active = <0>;
|
|
pixelclk-active = <0>;
|
|
};
|
|
|
|
port {
|
|
panel_in_edp0: endpoint {
|
|
remote-endpoint = <&edp0_out_panel>;
|
|
};
|
|
};
|
|
};
|
|
|
|
vcc3v3_lcd: vcc3v3-lcd {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc3v3_lcd";
|
|
vin-supply = <&vcc_3v3_s0>;
|
|
};
|
|
};
|
|
|
|
&backlight {
|
|
enable-gpios = <&gpio1 RK_PC4 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
&dsi0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&edp0 {
|
|
force-hpd;
|
|
status = "okay";
|
|
|
|
ports {
|
|
port@1 {
|
|
reg = <1>;
|
|
|
|
edp0_out_panel: endpoint {
|
|
remote-endpoint = <&panel_in_edp0>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&edp0_in_vp2 {
|
|
status = "okay";
|
|
};
|
|
|
|
>1x {
|
|
status = "disabled";
|
|
};
|
|
|
|
&hdptxphy0 {
|
|
lane-polarity-invert = <0 1 0 0>;
|
|
status = "okay";
|
|
};
|
|
|
|
&hynitron {
|
|
status = "disabled";
|
|
};
|
|
|
|
&i2c5 {
|
|
clock-frequency = <400000>;
|
|
status = "okay";
|
|
|
|
gsl3673@40 {
|
|
compatible = "GSL,GSL3673";
|
|
reg = <0x40>;
|
|
screen_max_x = <1536>;
|
|
screen_max_y = <2048>;
|
|
irq-gpios = <&gpio4 RK_PB1 IRQ_TYPE_LEVEL_LOW>;
|
|
rst-gpios = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
&pwm15 {
|
|
pinctrl-0 = <&pwm15m1_pins>;
|
|
};
|
|
|
|
&vcc3v3_lcd_n {
|
|
/delete-property/ gpio;
|
|
};
|