6c4bafdb4b
Signed-off-by: Huang zhibao <hzb@rock-chips.com> Change-Id: I7e0aa5e16cb3d678d0be43605c0c957f1914102d
144 lines
2.4 KiB
Plaintext
144 lines
2.4 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2025 Rockchip Electronics Co., Ltd.
|
|
*/
|
|
|
|
#include <dt-bindings/display/media-bus-format.h>
|
|
|
|
&csi2_dphy0 {
|
|
status = "okay";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
port@0 {
|
|
reg = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
hdmi_mipi_in: endpoint@1 {
|
|
reg = <1>;
|
|
remote-endpoint = <&hdmiin_out>;
|
|
data-lanes = <1 2 3 4>;
|
|
};
|
|
};
|
|
port@1 {
|
|
reg = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
csidphy0_out: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&mipi0_csi2_input>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&csi2_dphy0_hw {
|
|
status = "okay";
|
|
};
|
|
|
|
&csi2_dphy1_hw {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c3 {
|
|
clock-frequency = <100000>;
|
|
pinctrl-0 = <&i2c3m1_xfer>;
|
|
status = "okay";
|
|
|
|
rk628_csi: rk628_csi@50 {
|
|
reg = <0x50>;
|
|
compatible = "rockchip,rk628-csi-v4l2";
|
|
status = "okay";
|
|
power-domains = <&power RK3562_PD_VI>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rk628_hdmiin_pin>;
|
|
interrupt-parent = <&gpio0>;
|
|
interrupts = <RK_PC5 IRQ_TYPE_LEVEL_HIGH>;
|
|
reset-gpios = <&gpio0 RK_PC7 GPIO_ACTIVE_LOW>;
|
|
plugin-det-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_LOW>;
|
|
continues-clk = <1>;
|
|
|
|
rockchip,camera-module-index = <0>;
|
|
rockchip,camera-module-facing = "back";
|
|
rockchip,camera-module-name = "HDMI-MIPI";
|
|
rockchip,camera-module-lens-name = "RK628-CSI";
|
|
|
|
multi-dev-info {
|
|
dev-idx-l = <0>;
|
|
dev-idx-r = <1>;
|
|
combine-idx = <0>;
|
|
pixel-offset = <0>;
|
|
dev-num = <2>;
|
|
};
|
|
|
|
port {
|
|
hdmiin_out: endpoint {
|
|
remote-endpoint = <&hdmi_mipi_in>;
|
|
data-lanes = <1 2 3 4>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mipi0_csi2 {
|
|
status = "okay";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
mipi0_csi2_input: endpoint@1 {
|
|
reg = <1>;
|
|
remote-endpoint = <&csidphy0_out>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
mipi0_csi2_output: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&cif_mipi_in1>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&rkcif {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkcif_mipi_lvds {
|
|
status = "okay";
|
|
|
|
port {
|
|
cif_mipi_in1: endpoint {
|
|
remote-endpoint = <&mipi0_csi2_output>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&rkcif_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl {
|
|
hdmiin {
|
|
rk628_hdmiin_pin: rk628-hdmiin-pin {
|
|
rockchip,pins = <0 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>,
|
|
<0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>,
|
|
<0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
};
|