mirros/rockchip-kernel
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

drm/rockchip: vop2: Set post-csc input range limited when vp is yuv overlay

Browse Source 
When dci is not enabled and vp is yuv overlay, the input
range of csc is limited.

Fixes: c08d820f80 ("drm/rockchip: vop2: Support post csc color range convert")
Change-Id: I53064bcbb46f8d2fda70eb71577e79ea32399690
Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
This commit is contained in:
Algea Cao
2025-03-03 10:35:32 +08:00
committed by Tao Huang
parent 085dfd9f13
commit 36d47d42d0
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/gpu/drm/rockchip/rockchip_drm_vop2.c
View File

@@ -12896,6 +12896,8 @@ static void vop3_post_csc_config(struct drm_crtc *crtc, struct post_acm *acm, st
if (!vcstate->yuv_overlay || vp->has_dci_enabled_win)
convert_mode.is_input_full_range = true;
else if (vcstate->yuv_overlay)
convert_mode.is_input_full_range = false;
else if (has_yuv_plane)
convert_mode.is_input_full_range =
pstate->color_range == DRM_COLOR_YCBCR_FULL_RANGE ? 1 : 0;