arm64: dts: rockchip: add vop-supply for rk3566/rk3568 boards

Change-Id: Ia05a34f6b188006b9b789c24e782a525059311cb
Signed-off-by: Liang Chen <cl@rock-chips.com>
This commit is contained in:
Liang Chen
2023-09-18 14:44:44 +08:00
committed by Tao Huang
parent 1543da8c99
commit 3109ce971c
11 changed files with 11 additions and 0 deletions

View File

@@ -463,6 +463,7 @@
status = "okay";
assigned-clocks = <&cru DCLK_VOP1>;
assigned-clock-parents = <&cru PLL_VPLL>;
vop-supply = <&vdd_logic>;
};
&vop_mmu {

View File

@@ -1107,6 +1107,7 @@
};
&vop {
vop-supply = <&vdd_logic>;
status = "okay";
};

View File

@@ -960,6 +960,7 @@
};
&vop {
vop-supply = <&vdd_logic>;
status = "okay";
};

View File

@@ -947,6 +947,7 @@
};
&vop {
vop-supply = <&vdd_logic>;
status = "okay";
};

View File

@@ -1300,6 +1300,7 @@
};
&vop {
vop-supply = <&vdd_logic>;
status = "okay";
};

View File

@@ -1173,6 +1173,7 @@
};
&vop {
vop-supply = <&vdd_logic>;
status = "okay";
};

View File

@@ -1200,6 +1200,7 @@
};
&vop {
vop-supply = <&vdd_logic>;
status = "okay";
};

View File

@@ -1214,6 +1214,7 @@
status = "okay";
assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
vop-supply = <&vdd_logic>;
};
&vop_mmu {

View File

@@ -1837,6 +1837,7 @@
&vop {
status = "okay";
vop-supply = <&vdd_logic>;
assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>, <&cru DCLK_VOP2>;
assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>, <&cru PLL_GPLL>;
};

View File

@@ -503,6 +503,7 @@
&vop {
status = "okay";
vop-supply = <&vdd_logic>;
assigned-clocks = <&cru DCLK_VOP1>;
assigned-clock-parents = <&cru PLL_VPLL>;
};

View File

@@ -1792,6 +1792,7 @@
&vop {
status = "okay";
vop-supply = <&vdd_logic>;
assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
};