c458be3909
[ Upstream commit bfc3c6743de0ecb169026c36cbdbc0d12d22a528 ]
The binding erroneously decreed that the SCMI variants of the ST
evaluation kits are compatible with the non-SCMI variants.
This is not correct, as a kernel or bootloader compatible with the non-SCMI
variant is not necessarily able to function, when direct access
to resources is replaced by having to talk SCMI to the secure monitor.
The binding has been adjusted to reflect thus, so synchronize the device
trees now.
Fixes: 5b7e58313a ("ARM: dts: stm32: Add SCMI version of STM32 boards (DK1/DK2/ED1/EV1)")
Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
86 lines
1.6 KiB
Plaintext
86 lines
1.6 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
|
|
/*
|
|
* Copyright (C) STMicroelectronics 2022 - All Rights Reserved
|
|
* Author: Alexandre Torgue <alexandre.torgue@foss.st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "stm32mp157c-dk2.dts"
|
|
#include "stm32mp15-scmi.dtsi"
|
|
|
|
/ {
|
|
model = "STMicroelectronics STM32MP157C-DK2 SCMI Discovery Board";
|
|
compatible = "st,stm32mp157c-dk2-scmi", "st,stm32mp157";
|
|
|
|
reserved-memory {
|
|
optee@de000000 {
|
|
reg = <0xde000000 0x2000000>;
|
|
no-map;
|
|
};
|
|
};
|
|
};
|
|
|
|
&cpu0 {
|
|
clocks = <&scmi_clk CK_SCMI_MPU>;
|
|
};
|
|
|
|
&cpu1 {
|
|
clocks = <&scmi_clk CK_SCMI_MPU>;
|
|
};
|
|
|
|
&cryp1 {
|
|
clocks = <&scmi_clk CK_SCMI_CRYP1>;
|
|
resets = <&scmi_reset RST_SCMI_CRYP1>;
|
|
};
|
|
|
|
&dsi {
|
|
phy-dsi-supply = <&scmi_reg18>;
|
|
clocks = <&rcc DSI_K>, <&scmi_clk CK_SCMI_HSE>, <&rcc DSI_PX>;
|
|
};
|
|
|
|
&gpioz {
|
|
clocks = <&scmi_clk CK_SCMI_GPIOZ>;
|
|
};
|
|
|
|
&hash1 {
|
|
clocks = <&scmi_clk CK_SCMI_HASH1>;
|
|
resets = <&scmi_reset RST_SCMI_HASH1>;
|
|
};
|
|
|
|
&i2c4 {
|
|
clocks = <&scmi_clk CK_SCMI_I2C4>;
|
|
resets = <&scmi_reset RST_SCMI_I2C4>;
|
|
};
|
|
|
|
&iwdg2 {
|
|
clocks = <&rcc IWDG2>, <&scmi_clk CK_SCMI_LSI>;
|
|
};
|
|
|
|
&mdma1 {
|
|
resets = <&scmi_reset RST_SCMI_MDMA>;
|
|
};
|
|
|
|
&mlahb {
|
|
resets = <&scmi_reset RST_SCMI_MCU>;
|
|
};
|
|
|
|
&rcc {
|
|
compatible = "st,stm32mp1-rcc-secure", "syscon";
|
|
clock-names = "hse", "hsi", "csi", "lse", "lsi";
|
|
clocks = <&scmi_clk CK_SCMI_HSE>,
|
|
<&scmi_clk CK_SCMI_HSI>,
|
|
<&scmi_clk CK_SCMI_CSI>,
|
|
<&scmi_clk CK_SCMI_LSE>,
|
|
<&scmi_clk CK_SCMI_LSI>;
|
|
};
|
|
|
|
&rng1 {
|
|
clocks = <&scmi_clk CK_SCMI_RNG1>;
|
|
resets = <&scmi_reset RST_SCMI_RNG1>;
|
|
};
|
|
|
|
&rtc {
|
|
clocks = <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>;
|
|
};
|