Files
rockchip-kernel/arch/mips/kernel
Vladimir Kondratiev b8bea8a5e5 mips: fix cacheinfo
Because CONFIG_OF defined for MIPS, cacheinfo attempts to fill information
from DT, ignoring data filled by architecture routine. This leads to error
reported

 cacheinfo: Unable to detect cache hierarchy for CPU 0

Way to fix this provided in
commit fac5148257 ("drivers: base: cacheinfo: fix x86 with
 CONFIG_OF enabled")

Utilize same mechanism to report that cacheinfo set by architecture
specific function

Signed-off-by: Vladimir Kondratiev <vladimir.kondratiev@linux.intel.com>
Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: James Hogan <jhogan@kernel.org>
Cc: linux-mips@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
2019-07-18 14:41:04 -07:00
..
2018-12-03 13:42:38 -08:00
2019-07-18 14:41:04 -07:00
2017-11-03 09:02:30 -07:00
2018-10-31 08:54:16 -07:00
2016-05-09 12:00:02 +02:00
2018-06-24 09:26:01 -07:00
2018-08-31 11:49:20 -07:00
2019-02-19 12:46:03 -08:00
2019-02-04 10:56:41 -08:00
2014-05-24 00:07:01 +02:00
2018-10-31 08:54:16 -07:00
2018-12-03 13:42:38 -08:00