Files
rockchip-kernel/include/uapi/linux
Baruch Siach b617be3350 spi: add SPI_RX_CPHA_FLIP mode bit
Some SPI devices latch MOSI bits on one clock phase, but produce valid
MISO bits on the other phase. Add SPI_RX_CPHA_FLIP mode to instruct the
controller driver to flip CPHA for Rx (MISO) only transfers.

Signed-off-by: Baruch Siach <baruch.siach@siklu.com>
Link: https://lore.kernel.org/r/a715ca92713ca02071f33dcca9960a66a03c949a.1649702729.git.baruch@tkos.co.il
Signed-off-by: Mark Brown <broonie@kernel.org>
2022-04-19 13:13:47 +01:00
..
2022-02-21 19:33:05 +00:00
2021-01-25 18:44:44 +01:00
2022-04-19 13:13:47 +01:00
2021-11-01 13:36:08 +00:00
2020-08-12 10:58:00 -07:00
2020-10-09 12:47:02 -06:00
2021-11-26 16:48:59 +01:00
2020-07-19 19:20:22 -07:00
2020-06-24 21:34:11 +02:00
2021-10-07 13:51:11 +02:00
2021-02-08 13:01:24 +01:00
2022-03-11 08:28:05 -08:00
2021-11-15 07:53:10 -08:00
2021-06-03 15:31:34 -07:00
2022-03-01 18:29:27 -08:00
2020-07-13 15:32:56 -07:00
2021-02-26 09:41:03 -08:00
2022-03-24 06:53:18 -06:00
2021-03-10 09:34:06 +01:00
2020-08-18 15:44:44 +02:00
2022-03-08 22:06:11 -08:00
2021-10-14 23:06:28 +02:00
2021-07-06 10:37:46 -05:00
2022-03-18 13:09:17 +02:00
2021-03-10 09:34:06 +01:00
2021-01-07 16:17:32 +01:00
2021-09-16 14:36:26 +01:00
2020-10-23 11:55:28 -04:00
2021-06-12 13:16:45 -07:00
2020-07-13 15:32:56 -07:00