Files
rockchip-kernel/arch/arm64/boot/dts/rockchip/rk3588-evb1-lp4-v10-edp-NE160QAM-NX1.dts
Damon Ding 0b1e03cc77 arm64: dts: rockchip: Remove property support-psr of eDP nodes
Since the PSR feature can help to reduce the power consumption, the
Source device, which can support PSR function, should enable PSR if
the PSR capability of Sink device is detected rather than depending
on the user to add 'support-psr' DTS property manually.

Change-Id: I2f51312621f62519f388e06561fb61f01145256b
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
2025-07-29 14:38:19 +08:00

137 lines
2.2 KiB
Plaintext

// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2025 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-evb1-lp4.dtsi"
#include "rk3588-evb1-imx415.dtsi"
#include "rk3588-android.dtsi"
/ {
model = "Rockchip RK3588 EVB1 LP4 V10 Board + RK Ext HDMImale to eDP V10";
compatible = "rockchip,rk3588-evb1-lp4-v10-edp-NE160QAM-NX1", "rockchip,rk3588";
panel-edp {
compatible = "simple-panel";
backlight = <&backlight>;
prepare-delay-ms = <120>;
enable-delay-ms = <120>;
unprepare-delay-ms = <120>;
disable-delay-ms = <120>;
display-timings {
native-mode = <&timing_4kp60>;
timing_4kp60: timing0 {
clock-frequency = <587520000>;
hactive = <3840>;
vactive = <2400>;
hfront-porch = <48>;
hsync-len = <32>;
hback-porch = <80>;
vfront-porch = <3>;
vsync-len = <5>;
vback-porch = <40>;
hsync-active = <0>;
vsync-active = <0>;
de-active = <0>;
pixelclk-active = <0>;
};
timing_4kp120: timing1 {
clock-frequency = <1175040000>;
hactive = <3840>;
vactive = <2400>;
hfront-porch = <48>;
hsync-len = <32>;
hback-porch = <80>;
vfront-porch = <3>;
vsync-len = <5>;
vback-porch = <40>;
hsync-active = <0>;
vsync-active = <0>;
de-active = <0>;
pixelclk-active = <0>;
};
};
port {
panel_in_edp0: endpoint {
remote-endpoint = <&edp0_out_panel>;
};
};
};
};
&bt_sco {
status = "okay";
};
&bt_sound {
status = "okay";
};
&edp0 {
force-hpd;
status = "okay";
ports {
port@1 {
reg = <1>;
edp0_out_panel: endpoint {
remote-endpoint = <&panel_in_edp0>;
};
};
};
};
&edp0_in_vp0 {
status = "okay";
};
&hdmi0 {
status = "disabled";
};
&hdmi0_in_vp0 {
status = "disabled";
};
&hdmi0_sound {
status = "disabled";
};
&hdptxphy0 {
status = "okay";
};
&hdptxphy_hdmi0 {
status = "disabled";
};
&i2s2_2ch {
status = "okay";
};
&route_edp0 {
status = "okay";
connect = <&vp0_out_edp0>;
};
&route_hdmi0 {
status = "disabled";
};
&vp0 {
assigned-clocks = <&cru DCLK_VOP0_SRC>;
assigned-clock-parents = <&cru PLL_V0PLL>;
};
&vp2 {
/delete-property/ assigned-clocks;
/delete-property/ assigned-clock-parents;
};