mirros/rockchip-kernel
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arm64: dts: sdm845: Add cpufreq device node

Browse Source 
This change adds the cpufreq node as per the bindings example for SDM845.

Reviewed-by: Matthias Kaehlcke <mka@chromium.org>
Signed-off-by: Taniya Das <tdas@codeaurora.org>
Tested-by: Matthias Kaehlcke <mka@chromium.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: Andy Gross <andy.gross@linaro.org>
This commit is contained in:
Taniya Das
2018-12-21 23:44:23 +05:30
committed by Andy Gross
parent 9ebfcba1ac
commit c604b82a09
1 changed files with 19 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
arch/arm64/boot/dts/qcom/sdm845.dtsi
View File

@@ -99,6 +99,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x0>; reg = <0x0 0x0>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0>;
next-level-cache = <&L2_0>; next-level-cache = <&L2_0>;
L2_0: l2-cache { L2_0: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -114,6 +115,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x100>; reg = <0x0 0x100>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0>;
next-level-cache = <&L2_100>; next-level-cache = <&L2_100>;
L2_100: l2-cache { L2_100: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -126,6 +128,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x200>; reg = <0x0 0x200>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0>;
next-level-cache = <&L2_200>; next-level-cache = <&L2_200>;
L2_200: l2-cache { L2_200: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -138,6 +141,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x300>; reg = <0x0 0x300>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0>;
next-level-cache = <&L2_300>; next-level-cache = <&L2_300>;
L2_300: l2-cache { L2_300: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -150,6 +154,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x400>; reg = <0x0 0x400>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 1>;
next-level-cache = <&L2_400>; next-level-cache = <&L2_400>;
L2_400: l2-cache { L2_400: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -162,6 +167,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x500>; reg = <0x0 0x500>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 1>;
next-level-cache = <&L2_500>; next-level-cache = <&L2_500>;
L2_500: l2-cache { L2_500: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -174,6 +180,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x600>; reg = <0x0 0x600>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 1>;
next-level-cache = <&L2_600>; next-level-cache = <&L2_600>;
L2_600: l2-cache { L2_600: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -186,6 +193,7 @@
compatible = "qcom,kryo385"; compatible = "qcom,kryo385";
reg = <0x0 0x700>; reg = <0x0 0x700>;
enable-method = "psci"; enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 1>;
next-level-cache = <&L2_700>; next-level-cache = <&L2_700>;
L2_700: l2-cache { L2_700: l2-cache {
compatible = "cache"; compatible = "cache";
@@ -1836,6 +1844,17 @@
status = "disabled"; status = "disabled";
}; };
}; };
cpufreq_hw: cpufreq@17d43000 {
compatible = "qcom,cpufreq-hw";
reg = <0x17d43000 0x1400>, <0x17d45800 0x1400>;
reg-names = "freq-domain0", "freq-domain1";
clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
clock-names = "xo", "alternate";
#freq-domain-cells = <1>;
};
}; };
thermal-zones { thermal-zones {